




. Б Э







F | G.

ന




	SETTING OF DOUBLE SPEED SET REGISTER 18	E 9	1	0	0	0
		b 2	0	1	0	0
		b 1	0	0	l	0
	OUTPUT OF THIRD CLOCK SELECTOR 21	CLKBUS	1-DIVIDED CLOCK	2-DIVIDED CLOCK	N-DIVIDED CLOCK	N-DIVIDED CLOCK
		CLKcPU	1-DIVIDED CLOCK 1-DIVIDED CLOCK	2-DIVIDED CLOCK 2-DIVIDED CLOCK	2-DIVIDED CLOCK N-DIVIDED CLOCK	N-DIVIDED CLOCK N-DIVIDED CLOCK
		OPERATION MODE CLASSIFICATION	XIN (XCIN)	XIN/2 (XCIN/2)	DOUBLE SPEED	N-DIVIDING







F1G.7




F I G . 9





F1G.10



F | G.